This paper investigates the Silicon-oxide-nitride-oxide-silicon (SONOS) 
Introduction
Utilization of Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) nonvolatile semiconductor memories as a flash memory has many advantages. These electrically erasable programmable read-only memories (EEPROMs) utilize low programming voltages, have a high erase/write cycle lifetime, are radiation hardened, and are compatible with highdensity scaled CMOS for low power, portable electronics. In this paper, the SONOS memory cell erase cycle will be investigated using a nonquasi-static (NQS) MOSFET model. The SONOS memory cell programming cycle was previously investigated by MacLeod et al. in [1] . Comparisons will be made between the model predictions and experimental data.
Sonos Device
The modeled n-type SONOS device is shown in Fig. 1 . It consists of a p-type silicon substrate with a thin tunneling oxide located above the channel region. A silicon nitride floating gate region is sandwiched between this tunneling oxide and a thicker gate oxide. A n-poly gate is located above this gate oxide. The pertinent device parameters and symbols for the modeled device are shown in Table 1 . These values were based on data from MacLeod et al. [1] and Cho & Kim [2] .
Several capacitance values will be required for the model calculations. These capacitances and their equations are listed in Table 2 and can be are calculated from the device parameters in Table 1 .
Erase Model Development
This Erase model was developed utilizing previous work by Payton [3] as a guide. The Erase model development begins by applying Gauss' Law to the floating gate which provides
During the Erase cycle, the device is in accumulation mode so ϕ S should be on the order of a few hundredths of a volt and can be neglected for our analysis. Taking the time derivative of Eq. (1), and realizing that dQ FG /dt = −I tun leads to Rearranging equation (2) to solve for the floating gate voltage provides
Equation (3) can be solved for the floating gate voltage by numerical methods. Utilizing this result, the tunneling Electric Field can now be calculated.
Then the tunnel current can be calculated using the Fowler-Nordheim equation
The values used for the Fowler-Nordheim constants were
Now an updated value for the floating gate charge can be obtained from
Finally, an updated value for the threshold voltage can be calculated using
with
as specified in [4] . The symbols have the usual meaning.
Results
A software program was developed for the Erase model specified above. The software flowchart is shown in Fig. 2 . A logarithmic series was implemented for time steps t. Each of the equations was solved for each time step. For the SONOS erase operation, V GB was set to −8 VDC, V DB and V SB were set to 0 VDC. The calculated floating gate voltage is shown in Fig. 3 . The calculated tunnel current is shown in Fig. 4 . The calculated threshold voltage and the threshold voltage from the Cho & Kim device [2] is shown in Fig. 5 . 
Conclusion
A nonquasi-static model was developed for the SONOS memory cell erase cycle. The floating gate voltage, tunnel current, and threshold voltages were calculated based on the SONOS device parameters. The calculated threshold voltage curve and the actual device data began at 7 volts. The calculated threshold voltage began to decrease slightly before the actual device. The calculated threshold voltage curve had a slightly different slope than the threshold voltage curve from the Cho & Kim device, but there was still fairly good agreement between the two curves.
